INTRODUCTION
Chemical Mechanical Polishing (CMP) has been used to achieve feature level planarization with global uniformity over a chip and a wafer. Use of polymer pad with conformality enables uniform contact between wafer and pad over a wafer scale. However, conformality of polymer pad also induces pattern dependency in a chip scale during polishing process. There are many factors affecting pattern dependency of a CMP process, which include polishing down pressure, speed, passivation mechanism of recessed area, initial topography, and pad surface condition. A robust physical model integrating these factors with pattern dependency in CMP process can be used to optimize a CMP process for better within die non-uniformity (WIDNU), to optimize deposition thickness in copper electroplating or oxide CVD step for better global planarity in a CMP process. Empirical pattern density dependent models for characterization and simulation of chip scale variation [1, 2] have been used successfully for CMP process characterization and optimization. Based on more physical reasoning, some models [3, 4] explained that the pattern dependency in a CMP process is induced by non-uniformity of local contact pressure over a chip based on flat pad surface model, where pad surface is assumed to be ideally flat. Then contact mechanics from elasticity theory was applied to calculate topography dependent local contact pressure. However, CMP pad surface is rough compared to the topography on a wafer surface, and the roughness of the pad surface plays an important role in maintaining material removal rate throughout a CMP process. Also it is believed to affect planrization efficiency. Pad glazing and wear of asperities make the pad surface smooth and the removal rate tends to drop. Pad conditioning to keep a pad surface rough is commonly used in-situ in CMP application. Hence the effect of pad surface roughness should be considered in a comprehensive chip scale modeling. Among many different parameters representing CMP pad surface, surface height distribution is known to be sensitively changing with pad conditioning process [5, 6] . Pad height distribution affects mean local asperity contact pressure, which affects overall pressure dependency of a CMP process. In this work we present a comprehensive chip scale topography evolution model based on the evaluation of the individual asperity contact pressure and overall asperity height distribution, which was integrated with conventional empirical chip scale modeling scheme.
PAD SURFACE MODEL
CMP pad surface plays two important roles for material removal; one is to deliver slurry to the material removal region and to remove byproduct. The other role is to exert pressure on individual material removal region. Pore structure play the former role and wall structure between pore plays the second role. Two-body abrasion at the contact regions between pad asperity and wafer is believed to be the main material removal mechanism in a CMP process using abrasive slurry [7] . Hence it is important to model the contact region between pad asperity and wafer for a physical model of material removal in CMP process. Because of the non-uniform pore size, shape, and rough cutting surface of the wall structure of a pad, contact areas for two body abrasion between pad and wafer have non-uniform shape and size. Also, it is randomly distributed over the surface. Statistical approach is required to calculate effective modeling parameters representing pad surface. For a local asperity contact, Hertzian elastic contact was assumed. Asperity shape was assumed to be hemispherical and the deformation of asperities was assumed to be much smaller than the radius of the asperity. Pad surface with randomly generated asperities with same shape and Gaussian height and size distribution is shown in Figure 1 .
MATERIAL REMOVAL AT A SINGLE ASPERITY CONTACT REGION
Pad asperity deforms as a wafer is pressed on to the pad. Real contact between pad and wafer happens at many different local contact points, where pad asperity and wafer topography directly interact. Local contact pressure at each contact area differs from each other with different asperity deformation. High asperity deforms more and exerts higher contact pressure than low asperity. Wafer surface also has topography because of the underlying pattern on the wafer. Asperities of different height and varying wafer surface topography lead to differing engagement length between asperities and topography, which is represented as ε in figure 2 . A key modeling concept is to model the effect of ε on material removal per asperity and find the effective value over the pad for each location on the wafer. At the asperity-wafer contact region, contact force, contact area and mean contact pressure can be given as a function of ε by Hertzian contact assumption (equation 1-3 from [8] ). a is the diameter of contact area and s κ is the curvature of the asperity. The Effective young's modulus E * in the equation is given by the Young's modulus and Poisson ratio of the pad and wafer material. Abrasive particles are captured at the asperity-wafer contact region. Then move over the wafer surface by pad motion and material removal occurs at the abrasive-wafer contact area. Material removal by a single asperity contact region increases with the number of abrasive particles captured in the contact area. The chance for an asperity to capture abrasive particles increases as ε increases, and as the asperity contact area increases. Effectively over a pad, the number of abrasive particles captured in an asperity contact region was assumed to be proportional to the contact area. Material removal by a single abrasive particle increases as the pressure exerted on the particle increases. With an assumption that the abrasive particle has spherical shape and the material removal by a single abrasive particle is proportional to its static indentation area, material removal by a single abrasive particle can be expressed as equation 4. Where, H w is the hardness of the material being polished, R is the radius of the abrasive particle, and F is the force applied to a single particle, which changes as the contact pressure at the asperity contact region Figure 2 shows parameters used in the model. The center of pad asperity height distribution is located at α + z pad , where z pad is the parameter determining mean distance between pad and wafer, and α is a parameter determining non-active asperities. It was assumed that the number of asperities with height greater than α can be ignored. Mean material removal by single asperity at location (x, y), where the surface height is z(x, y), can be expressed as equation 6 . C is fitting constant that has to be determined experimental calibration. Mean contact force, C F at location (x, y) on a chip was calculated from Hertzian contact model and pad height distribution (equation 7). In each time step, z pad was determined from force balance by iteration until the sum of local mean contact force, C F over a chip is balanced with the total force, which is nominal down pressure times the area of the chip (equation 8). (8) Material removal rate at location (x,y) on a chip is obtained from mean material removal by a single asperity, R a (equation 6) and total number of active asperities moving over that location, which can be expressed with the mean distance between asperities, D p and relative speed between pad and wafer, V p . (equation 9). Number of 'active' asperities, which is interacting with wafer topography, varies with nominal down pressure. It is also determined from force balance. Finally, to consider lateral pattern effect, conventional pattern density concept was integrated with the model. Effective pattern density, ρ(x, y), was evaluated using elliptic weighting function and initial topography. The evaluation window size was calibrated to fit with experimental data and fixed during time evolution. From the conventional pattern density model, the local material removal rate is inversely proportional to local effective pattern density ([1], [2] ). Final form of new model integrating pad surface height distribution, effective asperity curvature, abrasive size, pattern density and material properties of the pad and wafer is given in equation 10. z(x, y) and z pad was updated in each time step. The effect of nominal down pressure was implicitly integrated in the model because it affects z pad in each time step.
On silicon wafer, thin (20nm) nitride was deposited and patterned to mark the oxide thickness measurement positions over a test die. There were 100 measurement sites, which were evenly distributed over a die forming 10×10 array with 800µm space between sites. Thick oxide (2.5µm) was deposited over patterned nitride and etched with 0.5µm depth with test pattern mask to create initial topography ( figure 3 ). Figure 4 shows the test pattern, which have pattern density variation from 0% to 100% with varying space between lines and constant line width of 20µm for all line arrays in a die. Die size was 8mm × 8mm and 11 dies were formed across 100mm wafer diameter. Oxide thickness variation was measured only at the center die to avoid wafer scale variation. Initial oxide film thickness was measured at each measurement positions over the center die. Post CMP oxide thickness variations were measured after 2minutes, 4minutes and 8minutes of polishing to get the topography evolution. Table 1 summarizes the polishing condition. Slurry supply rate 100ml/min 
RESULTS AND DISCUSSION
To investigate the effect of nominal down pressure on die scale topography evolution, simulation was done for varying nominal down pressures for the test pattern. Pad asperity height distribution was assumed to be normal distribution with standard deviation of 3µm and cut-off parameter, α = 6µm. Evolution of oxide thickness within the test die for 2minutes of polishing is shown in figure 5 , where blue lines are oxide thickness at the lowest topography in the test die and the red lines are oxide thickness at the highest topography in the test die. Initial thickness variation in the test die was 0.5µm, same as the step height. As polishing continues, high area in the test die was polished faster than the low area, and within-die variation decreased. As down pressure increased, the initiation time for the low point polishing became faster because pad asperity deforms more and the chance for the asperities to touch the low areas in the die increases. In the simulation for 2minutes of polishing, low areas in the test die were not polished up to 3psi of down pressure. For the simulation, empirical parameters were calibrated with the experimental result of 5psi process. Figure 6 is a comparison of the within-die oxide thickness variation obtained from experiment and simulation for 8minutes of polishing. The solid lines in this plot show the model's prediction of evolution of the high and low areas of oxide thickness for 8minutes of polishing. For comparison, experimental measurement data was plotted together as diamond dots and circles. Also shown in this plot is the model, which predicts the topographic evolution well in the time domain. 3D plots of the pattern evolution for 8minutes of CMP, comparing simulations and experimental measurements are shown in figure 7 . The final oxide thickness variation over the test chip after 8minutes of polishing is shown in figure 8 . The model slightly underestimated the polishing rate in the 100% pattern density area, and the RMS error calculated for 100 measurement sites over a chip was about 30nm.
CONCLUSION
A comprehensive chip scale CMP model, integrating pad asperity height distribution, pattern dependent topography, and physical parameters related to consumables and material being polished, has been developed. Model predicted lower planarization efficiency with higher down pressure because of faster low area polishing. Calibrated model well predicted the chip scale topography evolution in spatial domain and also in time domain. 
